

# Comparative Study of Optoelectronics Receiver Front-End Implementation in InP, SiGe, and CMOS

<sup>1</sup>Bahaa Radi, <sup>1</sup>Vernon Elmo Paul, <sup>2</sup>Valery Tolstikhin, <sup>1</sup>Odile Liboiron-Ladouceur

<sup>1</sup>Department of Electrical and Computing Engineering, McGill University, Montréal, Canada

<sup>2</sup>Integent Inc., Ottawa, Canada

bahaa.radi@mail.mcgill.ca

**Abstract**— A comparison between typical optoelectronic receiver front-end implemented using CMOS, SiGe BiCMOS, and InP technologies in terms of sensitivity and power consumption is presented. We discuss important design trade-offs in these technologies including monolithic versus hybrid integration of the photodetector with the TIA on-chip.

## I. INTRODUCTION

As recent statistics indicate the number of internet nodes is expected to increase from 8.7 billion devices in 2012 to 50.1 billion devices in 2020 [1], there has been an explosive demand for high-speed optical communication systems. This demand is driving the need for high-speed and low power electronic front-ends with high sensitivity to the input optical power. Indium phosphide (InP) technology is conventionally used for the design of the electronic front-ends because of their high transition frequency, and for the possibility of monolithically integrating the photodetector on-chip with the transimpedance amplifier (TIA). This approach can be implemented in SiGe technology as well. With miniaturization, however, the transition frequency of CMOS technologies is becoming comparable to that of the InP technology. Fig. 1 shows the transition frequency of 32 nm, 45 nm, 65 nm, 90 nm CMOS technology, 130 nm SiGe, and 130 nm InP technologies [2]-[4]. From Fig. 1, it can be seen that the 32 nm CMOS node has a transition frequency of 450 GHz comparable to that of the InP technology of 520 GHz. Hence, CMOS continues to dominate areas once claimed by InP technology. The trend line for CMOS transition frequency is also shown in Fig. 1.

In this paper, we expand on our comparative study in [5]. Here, TIAs implemented in the three technologies are compared with respect to their input signal sensitivity and power consumption at 40 Gb/s and 50 Gb/s. In this comparison, we consider conventional TIAs and exclude other front-end design approaches. Receivers with equalizers are excluded due to their higher power consumption, and we also exclude receivers utilizing low bandwidth TIAs such as in [6]. To the authors' best knowledge, similar designs are not yet reported in InP nor in SiGe BiCMOS making the comparative analysis difficult.

## II. TECHNOLOGY TREND DISCUSSION

In a conventional optical receiver front-end, the input stage is the TIA providing a low input impedance path to the

photocurrent generated by the photodetector. The TIA converts the photocurrent to a voltage through a transimpedance for further processing through the receiver chain. From a system point of view, sensitivity, power consumption, and data rate are the more important design specifications of the transimpedance amplifier. Other important design considerations include footprint which will be briefly discussed in this paper, supply voltage that is inherent to the technology and what the designer can do little about, and the transimpedance. The transimpedance of the designs compared in this section are sufficient to generate the voltage required for processing down the receiver chain. Hence, we focus our attention on sensitivity, data rate, and power consumption in the comparison. Reported state-of-the-art TIAs are compared in terms of their sensitivity and power consumption. Specifically, TIAs implemented in the three technologies of interest are investigated with data rates of 40 Gb/s and 50 Gb/s.

The sensitivity of a TIA circuit ( $i_{sens}$ ) relates to the input referred noise ( $i_{n,in}$ ) taking into account the bandwidth ( $BW$ ) of the TIA and the signal-to-noise ratio ( $SNR$ ) required to achieve a specific bit error rate (BER) through (1) [7].

$$i_{sens} = SNR \times \sqrt{i_{n,in}^2 \times BW} \quad (1)$$

For a BER of  $10^{-12}$ , the required SNR is 14 dB assuming Gaussian noise [8]. A photodetector responsivity of 0.7 A/W is assumed to obtain the optical power sensitivity. This conversion is necessary for designs that do not report




Fig. 1. Transition frequency of 32 nm, 45 nm, 65 nm, 90 nm CMOS (with shown trend line in purple), 130 nm SiGe, and 130 nm InP technologies.

optical sensitivity and only report input referred noise.

Fig. 2 and Fig. 3 show the optical power sensitivity and the power consumption of TIAs [9-27] suitable for operation at 40 Gb/s and 50 Gb/s, respectively. Fig. 2 shows that for designs achieving similar sensitivity at the same data rate, the power consumption of CMOS is lower than that of InP and SiGe. While [17] achieves a sensitivity of -14 dBm, approximately 6 dB better than other designs at 40 Gb/s, a few recent designs in CMOS [20-21] achieve similar sensitivity at 50 Gb/s (Fig. 3).

This state-of-the-art overview can lead one to conclude that TIAs implemented in CMOS are more energy-efficient. However, this comes at the cost of implementing a separate photodetector (PD) which adds parasitics in the high-speed signal path. Indeed, wire bonding a separate PD to the CMOS chip adds additional inductance. This increased inductance is beneficial in isolating the PD junction capacitance from the input of the TIA, but it can also cause undesirable signal peaking if the length of the wire bond is not optimized and controlled, a task difficult to achieve. Consequently, this peaking may result in an incorrect decision at the receiver and in an increased BER. Moreover, the bond pad at the input of the CMOS TIA adds extra capacitance to that node. This increased capacitance limits the bandwidth of the TIA and causes a degradation in the sensitivity if not carefully accounted for in the design. To account for this added capacitance at the input of the TIA, the gain of the amplifier in the TIA needs to be increased or a smaller feedback resistor needs to be used. This enables lower input impedance and improves the bandwidth. However, the increase in the TIA gain leads to an increase in its power consumption, which is not the case in monolithic integration in InP or SiGe technology. Further, smaller feedback resistor can be used to improve the bandwidth,

but this degrades the transimpedance of the TIA.

The compactness of InP and SiGe monolithically integrated photodetector and TIA chips is an important and attractive feature that is desirable in applications where a small chip size is required for increase bandwidth density. For example, while CMOS TIAs are more compact, the fact that they have to be wire bonded to an external PD, renders the overall design less compact. For example, the PD reported in [28] has a footprint area of 1mm<sup>2</sup> leading to an increased penalty in terms of area. While using flip chip method to connect the PD and the TIA chips results in an overall more compact CMOS system and reduces the parasitic inductance at the input of the TIA, it increases the capacitance due to the proximity of chip pads causing limitations in performance. Hence, InP and SiGe technology provides less complex monolithic approaches with advantage in terms of compactness.

### III. CONCLUSIONS

We compared the sensitivity and power consumption of TIAs implemented in InP, SiGe, and CMOS at 40 Gb/s and 50 Gb/s. We conclude that CMOS technology outperforms InP and SiGe in terms of power consumption while matching speed and sensitivity. This, however, comes at the cost of a separate photodetector which adds parasitics that can limit the performance of CMOS circuits at higher data rates. The choice of technology for optoelectronics receiver implementation should take into account the power consumption, sensitivity, and compactness of the required final product.

### REFERENCES

- [1] D. Evans, The Internet of Things: How the Next Evolution of the Internet is Changing Everything, Apr. 2011, Cisco IBSG-White Paper.
- [2] C.-H. Jan et al., IEEE Int. Electron Devices Meeting (IEDM), pp. 27.2. 1-4, 2010.
- [3] J.-S. Rieh et al., pp. 771-774, Electron Devices Meeting, 2002.
- [4] M. Urteaga et al., 69th Annual Device Research Conf. (DRC), 281-282, 2011.
- [5] V.E. Paul et al., Photonics North Conf., 2016.
- [6] M.H. Nazari et al., IEEE J. of Solid-State Circuits, vol. 48, pp. 344-357, 2013.
- [7] C. Kromer et al., IEEE J. of Solid-State Circuits, vol. 39, pp. 885-894, 2004.
- [8] H. Mohammadnezhad et al., IEEE Bipolar/BiCMOS Circuits and Technology Meeting-BCTM, pp. 161-167, 2015.
- [9] J.-D. Jin et al., IEEE J. of Solid-State Circuits, vol. 43, pp. 1449-1457, 2008.
- [10] C. Kromer et al., IEEE Asian Solid-State Conf. (ASSCC), 395-398, 2006.
- [11] S. Bashiri, et al., Proc. IEEE Int. Symp. Circ. and Syst. (ISCAS), 757-760, 2010.
- [12] C. Knochenhauer et al., Electronics Letters, vol. 47, p. 1, 2011.
- [13] C. Knochenhauer et al., Semiconductor Conf. Dresden (SCD), 2011, pp. 1-4.
- [14] B. Moeneclaey et al., IEEE Photon. Technol. Lett., vol. 27, pp. 1375-1378, 2015.
- [15] A. Awny et al., IEEE Microwave and Wireless Components Letters, vol. 25, pp. 469-471, 2015.
- [16] K.W. Kobayashi, 24th Annual Technical Digest Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp. 155-158, 2002.
- [17] K.W. Kobayashi, IEEE Symp. Radio Frequency Integrated Circ. (RFIC), 55-58, 2003.
- [18] H. Tran et al., IEEE Journal of Solid-State Circuits, vol. 39, pp. 1680-1689, 2004.
- [19] H. Fukuyama et al., IEEE J. of Solid-State Circuits, vol. 39, pp. 1690-1696, 2004.
- [20] R. Ding et al., 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 965-968, 2014.
- [21] S.G. Kim et al., IEEE Asian Solid-State Circ. Conf. (A-SSCC), 357-360, 2014.
- [22] S. Kudszus et al., IEEE MTT-S Int. Microwave Symposium Digest, 1387-1390, 2003.
- [23] J.S. Weiner et al., IEEE J. of Solid-State Circuits, vol. 38, pp. 1512-1517, 2003.
- [24] C.Q. Wu et al., IEEE J. of Solid-State Circuits, vol. 38, pp. 1518-1523, 2003.
- [25] H. Fukuyama et al., Gallium Arsenide Integrated Circuit (GaAs IC) Symp., pp. 237-240, 2003.
- [26] J.S. Weiner et al., IEEE J. of Solid-State Circuits, vol. 39, pp. 1720-1723, 2004.
- [27] J.-Y. Dupuy et al., Compound Semiconductor Integrated Circuit Symposium (CSICS), pp. 1-4, 2015.
- [28] M.S. Hai et al., Optics express, vol. 21, pp. 32680-32689, 2013.




Fig. 2. Sensitivity and power consumption of reported TIAs at 40 Gb/s.




Fig. 3. Sensitivity and power consumption of reported TIAs at 50 Gb/s.